UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILD	NG DATE	FIRST NAMED INVENTOR	ATT	ORNEY DOCKET NO.	CONFIRMATION NO.	
711 T ETC/TTTOTT TO	1.2	NO DATE	TIKST NAMED INVENTOR		ORNET DOCKET NO.	CONTRACTION NO.	
10/521,881	09/	28/2005	Stefan Marco Koch		CH 020024 885		
65913 NXP, B.V.	7590	06/25/2007			EXAMINER		
NXP INTELL	ECTUAL		GIROUX, GEORGE				
M/S41-SJ 1109 MCKAY	Y DRIVE				ART UNIT	PAPER NUMBER	
SAN JOSE, C	A 95131			,	2183		
	•			NO	OTIFICATION DATE	DELIVERY MODE	
	•				06/25/2007	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

	A matter Alexander	Alicento)					
	Application No.	Applicant(s)					
	10/521,881	KOCH ET AL.					
Office Action Summary	Examiner	Art Unit					
	George D. Giroux	2183					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 19 Ja	anuary 2005.						
, _	This action is FINAL . 2b)⊠ This action is non-final.						
· ·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) ☐ Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-5,11 and 12 is/are rejected. 7) ☐ Claim(s) 6-10 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration.						
Application Papers		·					
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 19 January 2005 is/are: Applicant may not request that any objection to the, Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. Se tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage					
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 28 September 2005.	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate					

DETAILED ACTION

Information Disclosure Statement

1. As required by **M.P.E.P. 609(c)**, the applicant's submission of the Information Disclosure Statement, dated 28 September 2005, is acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by **M.P.E.P 609 C(2)**, a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

Oath/Declaration

2. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirement prescribed in 37 C.F.R. 1.63.

Claim Objections

- 3. Claims 6-8 are objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim should refer to other claims in the alternative only. See MPEP § 608.01(n). Accordingly, the claims have not been further treated on the merits.
- 4. Claim 9 is objected to under 37 CFR 1.75(c) as being dependent on a multiple dependent claim in improper form because a multiple dependent claim should refer to other claims in the alternative only. See MPEP § 608.01(n). Accordingly, the claims have not been further treated on the merits.

Application/Control Number: 10/521,881 Page 3

Art Unit: 2183

5. Claim 10 is objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim cannot depend from any other multiple dependent claim. See MPEP § 608.01(n). Accordingly, the claim has not been further treated on the merits.

- 6. Claims 1 and 11 are objected to because of the following informalities: on lines 23 and 26, respectively, "the processor bus (20; 80; 100)" should read "the *second* processor bus (20; 80; 100)". Appropriate correction is required.
- 7. Claim 6 is objected to because of the following informalities: "either of the following" should read "any of the following". Appropriate correction is required.
- 8. Claims 1-12 are objected to because of the following informalities: the use of multiple reference figures for a single system element in the limitations (such as "a first processor bus (10; 70; 90)") makes the breadth of the claims unclear. Appropriate correction is required.

Claim Rejections - 35 USC § 102

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 10. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Koch (US 2002/0055979).

Art Unit: 2183

As per claim 1, Koch teaches a first processor bus as [a first processor bus 40 (paragraph 0050 and figure 4)], a first processor connected to the first processor bus as [a first processor P1 is connected to a processor bus 40 (paragraph 0050 and figure 4)], a first direct memory access unit with an external direct memory access channel, and connected to the first processor bus as [DMA 41, with external interface 42, is connected to processor bus 40 via interface 44 (paragraph 0051 and figure 4)], a first programmable unit—programmable by the first processor—being connectable, via the first external direct memory access channel, to the first direct memory access unit as [access unit 51, connected to DMA 41 via its external interface 42 (paragraph 0051 and figure 4) which can be set up by external agents (such as the processor) for the remote processor to gain access to the shareable unit (paragraph 0045)], a first shareable unit being connectable to the first processor bus as [shareable unit 43 connected to processor bus 40 (figure 4)], a second processor bus as [the second processor bus 50 (paragraph 0050 and figure 4)], a second processor connected to the second processor bus as [a second processor P2 that also has a processor bus 50 (paragraph 0050 and figure 4)], a second direct memory access unit with an external direct memory access channel, and connected to the second processor bus as [DMA 54, with external interface 55, is connected to the processor bus 50 via interface 57 (paragraph 0052 and figure 4)], a second programmable unit—programmable by the second processor—being connectable, via the second external direct memory access channel, to the second direct memory access unit as [access unit 48, connected to DMA 54 via its external interface 55

Art Unit: 2183

(paragraph 0051 and figure 4) which can be set up by external agents (such as the processor) for the remote processor to gain access to the shareable unit (paragraph 0045)] and a second shareable unit being connectable to the second processor bus as [shareable unit 53 connected to the processor bus 50 (figure 4)], and wherein a first bi-directional communication channel is established between the first shareable unit and the second processor, and a second bi-directional communication channel is established between the second shareable unit and the first processor as [a communication channel for transferring information can be established between the first shareable unit and the second processor and between the second shareable unit and the first processor (paragraph 0051)].

As per claim 2, Koch teaches wherein the first and/or second bi-directional channels are half-duplex channels or full-duplex channels as [the access unit 48 provides a half-duplex channel to and from the processor bus 40 and the DMA unit 54 (paragraph 0055)].

As per claim 3, Koch teaches wherein both processors are similar from an architectural point of view as [processors P1 and P2 are similar from an architectural point of view (claim 2)].

Art Unit: 2183

As per claim 4, Koch teaches wherein the processors are implementations of the same type of processor design as [processors P1 and P2 are implementations of the same type of processor design (claim 3)].

As per claim 5, Koch teaches wherein the processors are implementations of different types of processor design as [processors P1 and P2 are implementations of different types of processor design (claim 4)].

As per claim 11, Koch teaches a first processor and a second processor, both arranged on a common semiconductor as [processors P1 and P2 are integrated on a common semiconductor die, as are the other units (paragraph 0035)], a first processor bus as [a first processor bus 40 (paragraph 0050 and figure 4)], a first processor connected to the first processor bus as [a first processor P1 is connected to a processor bus 40 (paragraph 0050 and figure 4)], a first direct memory access unit with an external direct memory access channel, and connected to the first processor bus as [DMA 41, with external interface 42, is connected to processor bus 40 via interface 44 (paragraph 0051 and figure 4)], a first programmable unit—programmable by the first processor—being connectable, via the first external direct memory access channel, to the first direct memory access unit as [access unit 51, connected to DMA 41 via its external interface 42 (paragraph 0051 and figure 4) which can be set up by external agents (such as the processor) for the remote processor to gain access to the shareable unit (paragraph 0045)], a first shareable

Art Unit: 2183

unit being connectable to the first processor bus as [shareable unit 43 connected to processor bus 40 (figure 4)], a second processor bus as [the second processor bus 50 (paragraph 0050 and figure 4)], a second processor connected to the second processor bus as [a second processor P2 that also has a processor bus 50 (paragraph 0050 and figure 4)], a second direct memory access unit with an external direct memory access channel, and connected to the second processor bus as [DMA 54, with external interface 55, is connected to the processor bus 50 via interface 57 (paragraph 0052 and figure 4)], a second programmable unit—programmable by the second processor—being connectable, via the second external direct memory access channel, to the second direct memory access unit as [access unit 48, connected to DMA 54 via its external interface 55 (paragraph 0051 and figure 4) which can be set up by external agents (such as the processor) for the remote processor to gain access to the shareable unit (paragraph 0045)] and a second shareable unit being connectable to the second processor bus as [shareable unit 53 connected to the processor bus 50 (figure 4)].

As per claim 12, Koch teaches where the computing device is a part of a PDA, a handheld computer, a palm top computer, a cell phone or a cordless phone as [examples of systems which may employ the device are multi-purpose JavaCards, small handheld devices, such as palm top computers or PDAs, and so forth (paragraph 0007)].

Art Unit: 2183

Examiner's Notes

11. Claims 6-10 have not been treated on the merits, for being in improper multiple dependent form (See MPEP § 608.01(n)), but the expected treatment of the claims in their current form (should the multiple dependent format be corrected) under the art referenced above (Koch (2002/0055979)) is as follows:

As per claim 6, Koch teaches wherein the shareable unit is a memory, a peripheral, an interface, an input device or an output device as [examples of shareable units are: volatile memory, non-volatile memory, peripherals, interfaces, input devices, output devices, and so forth (paragraph 0044)].

As per claim 7, Koch teaches wherein one of the two processors is a CPU, a microprocessor, a DSP, a system controller, a co-processor or an auxiliary processor as [the processors described can be any of the following: a CPU, a microprocessor, a DSP, a system controller, a co-processor, an auxiliary processor, and so forth (paragraph 0043)].

As per claim 8, Koch teaches wherein one, or both, programmable units comprise a processor interface, a direct access unit core, or two external direct memory access channel interfaces as [the access unit comprises a processor interface, a direct access unit (DAU), and an external DMA channel interface (paragraph 0045 and figure 3)].

Art Unit: 2183

As per claim 9, Koch teaches wherein the processor interface has a programming link for either connecting to a processor bus or for connecting to a processor as [the access unit has a data link 33 and a control link 34 for connection to the processor bus (paragraph 0045 and figure 3)].

As per claim 10, Koch teaches wherein the communication channels are established for transferring data and/or control information to and from the shareable unit as [the communication channel 17 is employed for transferring data and/or control information to and from the shareable unit 13 (claim 11)].

Conclusion

- 12. The following is a summary of the treatment and status of all claims in the application as recommended by **M.P.E.P. 707.07(i)**: claims 1-5, 11 and 12 are rejected, while claims 6-10 are objected to.
- 13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - a. Nair (US 5890013) teaches an inter-processor communication system in which each processor has private data and program busses, and these busses are connected to shared memory banks which can be switched between processors.

Art Unit: 2183

b. Sunahara (US 5093780) – teaches an inter-processor communication system where each processor writes communication information to a shared memory, and a data link controller transfers data to a memory attached to a second processor automatically.

- 14. The examiner requests, in response to this Office action, support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and line number(s) in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.
- 15. When responding to this office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present, in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections See 37 CFR 1.111(c).
- 16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to George D. Giroux whose telephone number is 571-272-9769. The examiner can normally be reached on Monday through Friday, 8:30am 6:00pm E.S.T.

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P. Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

6-15-07

George Giroux Examiner Art Unit 2183

> EDDIE CHWA SUPERVISORY PATENT EXAMINE EDDIE CENTER 2100